INTRODUCTION
A physically unclonable function (PUF) is an essential building block for hardware security applications. A PUF implemented in commercial silicon technology enables chip level cryptographic functions such as secret key generation, entity authentication and IP protection [1] - [4] . Ideally, a silicon PUF utilizes intrinsic sources of variation on devices or interconnections, to extract a unique data pattern which is unpredictable and reproducible in various noisy environments. In reality however, a silicon PUF suffers from entropy loss and bit instability due to problems like systematic mismatch and noise sensitivity.
In this work we focus on the PUFs for key generation applications [5] , before generating a useful secret key, a nonideal PUF requires additional post-processing such as error correction, de-biasing and compression [6] . These processes introduce not only extra logic circuits but also necessitates the presence of helper data to support these operations. The helper data are normally stored in a separate non-volatile memory (NVM), which signifies an additional cost (in contrast to the case where it can be stored in regular core devices) and security issue: the unencrypted helper data may leak information that makes PUF less unpredictable. In order to cope with these weaknesses, we propose a novel BD-PUF ( Fig.1 ) using the randomness of breakdown positions in CMOS devices. This paper is organized as the follows: In Section II, we discuss the concept of using CMOS breakdown positions as entropy source for PUF. In Section III, we show a PUF array designed in a commercial 40nm CMOS process and the feasibility of creating soft BD. Section IV discusses the electrical properties of the PUF cells after breakdown generation. In Section V, we statistically evaluate the key properties of PUF data, such as the performance indices. In Section VI, the stability of BD-PUF is evaluated. Conclusions are stated in Section VII. 
II. PUF AND BREAKDOWN IN CMOS

A. Bit instability in PUFs
In CMOS technologies, the widely discussed SRAM PUF reads out the power-up patterns, which are ideally random and unique for different cells and dies [4] , [7] . The entropy source of the SRAM PUF is process variations in a pair of matched invertors, resulting in the different pull-up and pull-down strengths. A well-known problem of this approach is that the powered-up SRAMs always experience an inherent metastable state while generating the PUF data. Since the circuits are especially sensitive to noise in the metastable state, the SRAM PUF suffers from a higher quantity of unstable bits. The same problem can be found in several implementations using other kinds of sequential logics such as latch PUF [8] and senseamplifier PUF [9] .
As a solution towards better stability, there exists an interesting link between security and reliability physics. Several strategies using burn-in reinforcement have been reported to enhance the stability of the PUF cells [9] - [11] . These methods increase the mismatch between the two competing units by applying an intentional aging stress after first readout, which introduces biased-temperature instability (BTI) or hot carrier injection (HCI) degradation. The increment of mismatch keeps the following readout more immune to noise and thus will be more similar to the first readout. However, as reported in these studies, these techniques require a long aging period (few seconds to hours) for a sufficient enhancement, which is not feasible for all application.
B. Concepts of breakdown positions
The time-dependent dielectric breakdown (TDDB) is a well-studied reliability issue in modern silicon technologies. In deep sub-micron CMOS processes, the gate oxide thickness is strongly reduced, resulting in a higher risk for the circuit to suffer from the detrimental breakdown issues [12] . When applying high voltage stress to the gate of MOSFETs, it randomly generates defects within the gate oxide [13] . After being stressed for a sufficient time, some defects may form one or more percolation paths [14] . Therefore, the positions of these paths will also be randomly distributed between the source and the drain of the FET. In the case that only one breakdown path exists in the FET, the lateral position of this breakdown can be determined based on voltage and current behavior [14] - [17] .
The underlying randomness of the CMOS breakdown positions makes it a promising candidate as a highly stable entropy source. The breakdown is physically generated which introduces variations with stronger magnitude comparing to the intrinsic process variations used by conventional PUFs. The readout of a such entropy source tends to be more robust and may require less complex post-processing. Consequently, we propose this novel PUF implementation utilizing the position of oxide breakdown in CMOS, which we will prove to suffice the key PUF figure-of-merits, including randomness, uniqueness and stability at elevated temperatures.
C. Volatile PUFs and nonvolatile PUFs
Before showing the design details and experimental results of the BD-PUF, we first discuss the pros and cons of two PUF categories according to the volatility. Table 1 shows a brief comparison between these two. A volatile PUF such as the SRAM PUF will generate readable data only when powered on. This property makes it less stable since the PUF data have to be regenerated every on/off cycles, and will introduce higher leakage current to keep the data; on the other hand the PUF data is unreadable without proper setup, which makes it more difficult to attack. For the nonvolatile PUFs such as RRAM PUFs [18] or the proposed BD-PUF, the data is stored like FLASH or OTP memories, which tends to be more stable but have higher risk to be attacked. It should be noted that the BDPUFs rely on only "soft" breakdown [12] to avoid the possible visibility of breakdown positions, which may cause security breaches. 
III. TEST STRUCTURE DESIGN AND FEASIBILITY PROOF
A. Test structure overview
A dedicated test structure for the proposed PUF is developed, with the unit cell consisting two minimum-sized nFETs and a pFET selector as shown in Fig. 1(a) . This structure requires an additional step called "forming" before operating as a PUF, i.e. creating breakdown on one of the nFETs. Forming is done by applying a high positive voltage across the unit cell The on-state pFET selector allows this high voltage to fall on the nFET gates with negligible voltage drop. As soon as a breakdown occurs on either one of the nFETs, breakdown current through the broken oxide will induce a higher voltage drop on the pFET selector, which then acts as a compliance transistor in saturation [18] . As a result, both the stress voltage and current are limited by this pFET, the non-broken nFET is sufficiently released from stress and the breakdown path will stop growing as the current reaches its limit. Consequently, only one "soft" breakdown will occur in this unit cell and the breakdown hardness, which is controlled by the current level, will be relatively similar.
In order to statistically verify the concept of BD-PUF, the test structure is designed into an array configuration as shown in Fig. 1(b) . The array consisting twelve rows and five columns with totally 60 BD-PUF cells in each array. The shared control lines can be connected to the equipment directly, allowing precise voltage and current measurements. This test structure is designed and fabricated in a commercial 40nm CMOS technology using only core devices.
B. Forming Analysis
The fundamental requirement of forming step is to produce soft breakdowns in a reliable way within a sufficiently short time. In order to prove its feasibility, we individually stress 300 PUF cells (i.e. over multiple dies) under different voltages and measured the corresponding time-to-breakdown (tBD). The resulting t BD -distribution is plotted in Fig. 2 . It can be clearly observed that the Weibull-slope (β) increases with elevated stress voltages. We attribute the variations on slopes to the competition of breakdown in a bilayer dielectric stack, consisting of SiO 2 and high-k [20] - [21] . Note that the traditional Weibull fitting is not applicable with this varying slopes, and the limited number of samples is not sufficient to characterize the bimodal distribution.
In order to have a good estimation on forming time of higher percentile, which is set as 99.9% in this case, we make the extrapolation from zero Weibit using two extreme values of slopes β max and β min shown in Fig. 2 . The results are plotted in It should be noted that over-stressing can be detrimental for the BD-PUF. Although the oxide of two nFETs experience the highest stress during forming process, the pFET selector is also inherently stressed by a lower voltage as well as the parasitic P/N junctions of all FETs. These parts can also breakdown with a sufficient long period as illustrated in Fig. 3 . An array stressed under 4.5V for about 0.5 second (equipment limitation) was found to have failures, showing the fatality above this stress condition. This issue can be avoid by a controlled stress pulse, or implementing an in-situ breakdown sensor to stop stressing. The breakdown sensing can be simply determined by monitoring the voltage drop at the pFET source and drain.
C. Breakdown Position Readout
Techniques to determine the lateral position of a breakdown spot within a single FET have been studied and developed in several earlier works [15] - [17] . Considering the case of two separated nFETs used here, the issue is efficiently binarized. A straightforward method to distinguish the binary breakdown position is to compare the current between BL and BL (Fig.  4(b) ), which is similar to the s-ratio technique [15] - [17] . Fig.4 shows the extracted breakdown position under three different supply voltages (V DD ), indicating the occurrence of soft breakdown on one of the nFETs. For positions below 0.5 the breakdown occurs on the left nFET, which is represented by bit "0"; conversely the breakdown occurs on the right nFET and represented by bit "1". Note that the readout become more challenging when lowering V DD below 1V, the reason will be discussed in the following paragraph.
IV. POST-BREAKDOWN CURRENT ANALYSIS
In order to further study the voltage dependence of breakdown position readout, we first distinguish the broken and non-broken nFETs of each PUF cells based on the current level at 1.5V which shows a binary-like distribution. The separated current distribution under different V DD are plotted in Fig. 5,   Fig. 3 . Approximated array forming time at CDF of 99.9%. The blue-colored region shows the tBD is too low to be measured by our equipment. The dark red-colored region shows the fatal voltages and times that will damage at some PUF cells, this fatal zone is confirmed by observing short circuits within an array stressed by 4.5V for minimum stress time (~0.5s). The two reasons for this issue are BD occurs at pFET selector or P/N junctions, both follows different tBD relation which will result in an intercepting region as shown with light-red color (unconfirmed illustration). clearly showing different distribution shape and voltage dependence. The current through breakdown spot (BD current) has significant stronger voltage dependence than the current through the unbroken oxide (leakage current). This is the cause of overlap of two distributions at low V DD , making some of the extracted positions close to 0.5. The breakdown position readout at low V DD has thus more uncertainty since the readout process with actual circuit is noisy and the points close to middle are vulnerable to fluctuation.
Moreover, it can be observed that the leakage current distributions of the unbroken oxides shows three distinct modes (Fig. 6 ). This behavior can be attributed to the dominating trapassisted tunneling (TAT) leakage path formed by different numbers of traps [14] , [22] . In addition to the pre-existing defects, the forming stress could potentially activate defects in the unbroken nFET, resulting in higher probability to have multiple defect conduction path. The TAT current through three-defect conduction paths causes the high-current tail of the unbroken FETs. This tail overlaps with the tail of the distribution of the broken FETs at low VDD.
The current-voltage behavior of a soft breakdown path can be described by the quantum point contact (QPC) [23] - [24] . Within the measured V DD range of our interest, BD current follows approximately exponential voltage dependence. This explains the strong impact on the extracted breakdown position (Fig. 4) at elevated V DD . Besides the exponential voltage dependence, the breakdown current distribution is in the first approximation lognormal (Fig. 5) . This can be attributed to the normal distribution of shape and size variations of the breakdown filament, as the soft breakdown current has exponential sensitivity to these variations.
The current distributions show that the overlapping of the leakage current and BD current at low V DD (below 0.9V) is inevitable with the targeted (soft) breakdown hardness. Since two current distributions are affected by different mechanisms, there is no correlation on the measurement data. The estimated probability of a PUF cell to have leakage and BD current within the overlapped region at V DD =0.9V is below 0.1%, showing negligible loss if masking out all these cell that may introduce readout uncertainty. Therefore, masking those cells is a possible solution to operate the BD-PUF below nominal V DD conditions. On the other hand, the robustness of the BD position readout can be significantly increased by elevating V DD .
V. STATISTICAL PERFORMANCE
In order to generate a secret key for cryptographic usage, the data extracted from a PUF array need to suffice the requirements on having enough randomness and uniqueness. This will be discussed in the subsequent paragraphs.
A. Randomness
A simplified definition of randomness can be understood as the probability to successfully predict the output of a certain PUF cell. The ideal case of PUF, which is being unpredictable, results from the equal probability of generating "0" and "1" bits, leading to the minimum success rate of 0.5. To examine the quality of PUF data, the binarized readouts of BD-PUF arrays are plotted as a bitmap in Fig. 7 , which shows no repeating pattern. The distribution of "1"-bits per array (bias) of 68 measured arrays is plotted in Fig. 8 . The result fits well with the mathematical ideal case-a binomial distribution with n=60 and p=0.5. This represents the result obtained from PUF arrays constructed by cells with well-defined probability of "1"-bit equals to 0.5. Also the average bias among all measured PUF cells is 0.498, this value obtained from 4080 PUF cells is clearly within ±σ of a binomial distribution with n=4080 and p=0.5. combined results from 60 arrays.
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Both results show that the BD-PUF is equally probable to produce "0" and "1" bits with a high confidence.
B. Uniqueness
The uniqueness for a PUF indicates the correlation between different PUF arrays (chips), ideally the PUF data from any two selected arrays should be uncorrelated. As such, a PUF array with perfect uniqueness is still unpredictable, even if data from other PUF arrays are already known. The uniqueness can be strongly degraded by systematic variations, making a specific cells or regions to be more likely to produce "0" or "1" bits. In order to evaluate the uniqueness, the inter-chip hamming distance (HD) is computed by counting numbers of different bits between two arrays. The distribution of HD is shown in Fig.  9 , which can also be well fitted by a binomial distribution of n=60 and p=0.5. The obtained data matches excellently with the ideal case as shown in Fig. 9 . The average computed HD equals to 0.501 also close to its ideal value of 0.5.
Both the result of bias and inter-chip HD proves that the proposed PUF cell has the desired randomness and uniqueness, indicating that the soft breakdown generation is a purely random behavior with no favors of any side and is not affected by systematic variations of process or measurement equipment.
VI. DATA STABILITY
The most critical requirement for a PUF nowadays is to reproduce the same output data at different operating time and environmental conditions. For the proposed BD-PUF, when one soft breakdown is generated, it's not possible to create a stronger conduction path with limitation set by the pFET selector. Also the soft breakdown is physically generated which is nonvolatile in terms of normal device lifetime. These two properties show that a BD-PUF cell is stable over time, the stability of extracted PUF data is solely determined by the readout circuit or equipment which is out of scope in this paper. Therefore, the remaining scope of the stability can be narrowed down to the thermal stability.
A. Embedded Poly-Heaters
In order to heat the devices up to a relatively high temperature, a part of the test chip contains standalone PUF cells surrounded by dedicated poly-resistor based heaters as shown in Fig. 10 . The heater is designed to dissipate large power for heating up the device almost instantaneously to several hundred degrees above room temperature [25] . The actual device temperature can be sensed by a dedicated diode placed next to the targeted device. The temperature is measured based on the ratio of diode voltage while injecting two constant currents, this ratio is linearly proportional to device temperature [25] . Finally, the diode output voltages are calibrated with a thermo-chuck as shown in Fig. 10(b-c) . The standalone PUF cell can be heated 300K above room temperature before reaching the breakdown voltage of poly-resistors. 
B. Instantaneous High Temperature Measurement
We measured the breakdown position of 15 standalone PUF cells heated up by poly-heaters to several temperatures as shown in Fig. 11 . The distribution of extracted position under 0.9V V DD stays almost unchanged from 300K to 600K, implying that the BD-PUF output has no temperature dependence. Moreover, the characteristic of a PUF cell stays intact after being heated up to 600K, which also implies that this temperature does not physically change (e.g. anneal) properties of breakdown and leakage path.
C. Full-array and Long-term Measurement
In order to obtain more statistics to support the above conclusion, the PUF arrays were heated up entirely by thermochuck within a smaller temperature range. Fig. 12 shows the scattering plots of extracted positions at room temperature, 325K and 345K after several hours of heating. The result shows no temperature dependence on the readouts, there is also no cell turns out to produce opposite data indicated by the colored region in Fig. 12 . Although we observe some fluctuation in different temperatures, it does not imply instability since the measurement environment changes when repeating for different temperatures, e.g. contacts between probes and pads are different. Both results from full-array and standalone PUF cells prove that the BD-PUF is resistant to high temperature.
VII. CONCLUSIONS
We have demonstrated a novel PUF implementation that can harvest entropy from the intrinsic randomness of oxide BD positions in MOSFETs. The experimental results and analysis support the feasibility of implementing the BD-PUF idea in the real-world hardware security designs. The statistical performance on randomness and uniqueness has proven that breakdown position is a promising entropy source. Based on the analysis of oxide physics and the experiment on various temperatures, we show that BD-PUF is robust with an elevated supply voltage and is stable over temperature. Our results prove that the BD-PUF is a highly reliable and cheap building block for the on-chip key generation in CMOS technologies. which proves that BD-PUF is stable over temperature.
